Abstract. An all-optical XOR gate was designed to take advantage of the previously unused silicon dioxide (SiO 2 ) interconnect layers in a microelectronic chip. The device relies on the coupling of modes between parallel waveguides and the interaction of the modes with the metal interconnects of a silicon chip to obtain a phase difference between input arms. When the signals from the two input arms interfere, the result is a logic XOR operation due to the phase difference. The design was numerically implemented, and a contrast of 18.7 dB was obtained with a 13.2-μm-long logic gate.
Introduction
In the last few years, there has been an ongoing effort to design electro-optical and all-optical devices to be used as modulators, transistors, and logic gates. 1 This trend emphasizes the need to reduce size while using silicon due to the well-known fabrication processes of the microelectronics industry. Whereas structures such as Mach-Zehnder interferometers resulted in devices with a size of a few millimeters, 2,3 ring resonators 4, 5 reduced the size to just a few micrometers. The proposed devices use nonlinear effects such as plasma dispersion 6, 7 and two-photon absorption. 8 Optics has a few advantages over electronics in data processing, among them relative immunity to electronic interference, high signal noise ratio (SNR), high bandwidth, and low channel cross-talk. While optical fibers are used for long distance communications, the data processing is performed electronically on silicon chips. Currently, these electronic chips are built in layers where interconnect layers are fabricated on top of the silicon transistor layer. Those interconnect layers are composed of silicon dioxide (SiO 2 ) and metal lines. 9 In this work, we propose the use of the interconnect layers, which are currently used only as electrical insulators. These SiO 2 layers can be used to waveguide optical signals, and with the aid of the metallic lines, realize all optical logic operations, such as a XOR gate. 10 This approach enables us to combine electronic and optic data processing on the same chips, instead of reducing the size of the photonic devices; we can potentially utilize the entire space of the silicon chip for data processing. This approach enables better use of the volume of microelectronic chip in addition to electronic and optical computation side by side.
In Sec. 2 we describe the background and theory behind the operation of the device. Sections 3 and 4 report the investigation methodology and numerical simulations, respectively. The paper is concluded in Sec. 5.
Chip Structure
Modern microelectronic chips are built in a layer structure. 9 First the silicon wafer, which composes the basic layer, is manufactured. The silicon layer is created to house the first layer, the transistor layer where all the transistors, diodes, and other semiconductor devices are located. To complete the fabrication of the transistor, a high k dielectric and poly silicon are placed on top of this layer.
Next to be fabricated are the interconnect layers, which are the actual electronic routes in the chip. Today, interconnects are characterized by copper or copper-based metal and low k dielectrics. In the first layer (layer 1), the interconnects are used to connect the transistors to each other and to the outside world. The next layers (layer 2, layer 3, etc.) have different metal sizes than layer 1. Usually the size of the metal grows as we move further from the transistor layer.
Coupled-Mode Theory
It is well known that when light is inserted into a structure made of two identical parallel slab waveguides with subwavelength separations between them, the electric field can be expressed as the sum of modes in each waveguide:
where E 1 , E 2 are the modes in the two waveguides and A, B are the amplitudes that depend on the propagation distance, and obey the coupling equations
Here C is the coupling coefficient, and we assume the waveguides and propagating modes are identical. Solving these equations yields AðzÞ ¼ cosðCzÞAð0Þ − j sinðCzÞBð0Þ and BðzÞ ¼ −j sinðCzÞAð0Þ þ cosðCzÞBð0Þ: (3) From these equations we can see that when there is a single input signal (e.g., Bð0Þ ¼ 0), the light transfers back and forth between the waveguides, with a constant phase shift of π∕2, [11] [12] [13] and the power crossing is periodic with a first crossing at z ¼ π∕2C. The coupling coefficient can be written as
Here N is the refractive index over the entire structure and N 1 is the refractive index of the waveguide cores.
The introduction of metal between the waveguides contributes to additional accumulated phase which depends on the interaction length. 10, 11 If we choose the length of the metal such that it causes a phase difference of π, when a signal is inserted into both waveguides, the phase difference causes a negative interference and the output is low. When light is inserted into only a single waveguide, the output is high, thus resulting in all-optical XOR operation.
Because layer 1 of a microelectronic chip is composed of SiO 2 blocks with metal between them, we can use these layers to build an all-optical XOR gate. The structure of such a device is demonstrated in Fig. 1 . The gate consists of two SiO 2 waveguides with a width of 995 nm and a 10-nm chromium barrier between them. At the output port, the signals are combined into one SiO 2 waveguide with a width of 2 μm.
Methodology and Design
The numerical investigation of the device was carried out using Comsol Multiphysics, a commercial software that relies on the finite element method to solve partial differential equations. We used the RF module, which solves the wave equation, where the materials are modeled by their refractive index. The conductivity of metal is expressed by using a complex refractive index N ¼ n − ik. For the simulations, we used a typical optical communications wavelength of λ 0 ¼ 1.55 μm, and the refractive index of the SiO 2 structures was 1.48.
To test the ability to use such structures as light waveguides and photonics devices, the losses of the guiding SiO 2 layers with metal between them were computed. Due to the nature of light propagation in coupled waveguides, the interaction with the metal depends on where it is measured. Therefore the losses were averaged over a distance of 10 μm, and the result was 0.11 dB∕μm.
In each phase of the design process of the device, we concentrated on a single parameter, and the best parameter value was used in subsequent phases. The first parameter we tested was the width of the metal layer. For that simulation, the width of the SiO 2 waveguides was 1 μm, and the metal used was cobalt with a refractive index N ¼ 5 − 6j. (The choice of cobalt is just an initial choice according to Ref. 10; later the material chosen for the metal layer may be different.) It is evident from the results in Fig. 2 that a metal width of more than 10 nm will result in reflection of the electric field inside the waveguides rather than power transfer between them. We found that a metal width of 10 nm allows exchange of power between the waveguides. (This conclusion is true for metals with refractive index close to that of cobalt, while other metals might allow for wider metal layers.)
The desired refractive index of the metal was determined by splitting the simulation into two parts: finding the real part of the refractive index and the imaginary part. First, we examined the influence of the imaginary part and found that for high values the phase accumulation is slow, whereas for low values the accumulated phase can reach the desired value quickly; however, at that point the power is not divided equally between waveguides. The best value for this simulation was determined to be k ¼ 5, as demonstrated in Fig. 3(a) . Next we looked at the real part of the refractive index, while keeping the imaginary part as a constant, k ¼ 5. Here, lower values of the refractive index resulted in rapid power exchange between waveguides; however, the accumulated phase was not equal to the desired value of π in the point of equal power. For the higher values of the refractive index, the phase accumulated quickly; however, the power exchange was slow, a fact which would require longer waveguides, thus enlarging the device. The best value appeared to be n ¼ 4.1 [see Fig. 3(b) ]. Thus, the best results are obtained for a refractive index of N ¼ 4.1 − 5j, which is close to that of chromium [4.13 − 5.03j (Ref. 14) ].
To minimize power loss, we want the device to be as short as possible, while maintaining equal power in the two waveguides and obtaining a phase difference of π. Looking at the electric field in Fig. 3(c) , at a distance of 12.5 μm, we obtain both requirements. Note that zero phase between input waveguides is an important requirement. Assuming a single data source for the chip (i.e., the data come from a single fiber), the data is split between the different logic gates. Since the fabrication processes of the microelectronic industry are capable of a precision of tens of nanometers, the errors in length of the waveguides between the logic gates are of a fraction of a wavelength; therefore, the phase can be controlled precisely by proper choice of waveguide lengths.
To determine the length of the output port (where the waves from the two waveguides interfere), we located a multimode waveguide at the output of the two waveguides. The width of the port was 2 μm, and the initial length was 1 μm. We focused our attention to the y position in the output port, which corresponds to the middle of the two waveguides as depicted in Fig. 4(a) . We conclude from the electric field at the output port in Fig. 4(b) that the highest ratio between low-power output and high-power output (logical 0 and logical 1, respectively) is obtained when the length of the output port is 700 nm; therefore the length of the entire device is 13.2 μm.
Numerical Analysis
Using the results of Sec. 3, we set the final dimensions of the device, as described in Fig. 1 . The results of the simulations that tested the performance of the device can be seen in Fig. 5 . The XOR operation is evident in the results of Fig. 5(a) and 5(b) , where, when only one input signal is present, the output is high, while when we have a signal in both inputs, the output is low. In Fig. 5(c) we see the electric field in a cross-section at the output of the system. When the output corresponds to a logical one, the output signal is high at the sides of the output waveguide and low in the middle. However, when integrating over the entire face, we find that the ratio between the electric field norm outputs of the 1-0 case to the 1-1 case is 12.4 dB. Note that the thickness of the metal and SiO 2 should be the same, while the only requirement is that the final dimensions of the waveguides result in a single-mode waveguide.
The reading of the gate's output can be achieved using a photodiode fabricated at the lower transistor layer. To deflect the beam toward the silicon layer, a photonic crystal made of SiO 2 with silicon holes, shown in Fig. 6 , can be used. The diameter of each hole is 115 nm, and the distance between holes is 250 nm. The gap in the photonic crystal is located at the output face of the device where the electric field is highest in the 1-0 input, as can be seen in Fig. 5(c) . This choice enables us to take advantage of the maximal effect of the interference between arms.
The results for the XOR gate with the photonic crystal are shown in Fig. 7 . Here we see that the results match those of the earlier structure without the photonic crystal. While the efficiency in that case is lower, the ratio between logical high state and low state is 18.7 dB.
Subsequent to the monochromatic wave input, we tested the performance of the device for a range of wavelengths 1550 AE 50 nm. We see in Fig. 7(c) that the contrast between logical 1 and 0 at the output of the device is at least 13.7 dB, with an average of 18.5 dB. The cascading of XOR gates can be obtained using multiple wavelength inputs.
Fabrication Process
Following the suggested design, the fabrication for experimental validation includes several stages. In this fabrication process the device is rotated by 90 deg. Now the two waveguides are side by side and the photonic crystal's cylinders are perpendicular to the surface of the silicon wafer. The SiO 2 layer can be grown from the silicon wafer to create the waveguides. Then e-beam lithography followed by etching is used to create the cavity for the metal. In the next step, electron resist is placed and the area above the cavity is exposed through e-beam lithography. Then the metal is deposited followed by a lift-off process to create the metal layer between the waveguides. For the simplicity of the fabrication, the silicon cylinders are surrounded by air instead of SiO 2 . Although different from our design, this structure will result in a confinement and guiding of the light toward the silicon layer. This is achieved by e-beam lithography and etching around the cylinders, for a depth of the waveguiding layer. The result is silicon cylinders surrounded by air for a depth of the waveguiding layer, while at the bottom these cylinders are attached to the silicon layer.
Conclusions
The use of interconnect layers on a silicon chip as photonic data processing units was demonstrated through the use of mode coupling between two SiO 2 waveguides separated by a thin 
